



news about electronic design automation, embedded systems, and the high-tech industry :: free journals :: jobs

Ads by Google

[EDA](#)

[Design Automation](#)

[EDA Tech Forum](#)

[Cadence Conference](#)

[Cadence Event](#)

Embedded Systems

Visit Embedded Star for [white papers](#), [downloads](#), [articles](#), and [vendors](#) directory
[Ads by Google](#)



[news feed](#) :: [del.icio.us](#) :: [bookmark](#) :: [newsletter](#)

Sagantec, Time To Market Partner for IC Design Migration Solutions

Posted in [Design Services](#), [EDA Tools](#) on Monday, November 19, 2007

[Integration Associates Announces Silicon EZDAA with Serial Codec](#) »

« [ABI Research Announces Worldwide SIP Services Market Report](#)

Sagantec and Time To Market Inc. (TTM) of San Jose, CA, announced a collaboration to jointly deliver complete integrated circuit (IC) design migration solutions. This program offers a variety of unique strategies for re-implementation of existing designs to new process technologies.

[MAX Layout Editor \(tm\)](#)

EDA Tool - Fastest Custom IC Layout Faster Design - Faster Chips
[www.MicroMagic.com](#)

[Semiconductor Forecasts](#)

Accurate, Unbiased, Quantitative. Know the Turning Points in Advance
[www.adv-forecast.com](#)

[Efficient FPGA Design](#)

Faster and better quality results. Sign Up Now for Free Webcast!
[www.Latticesemi.com](#)

[EDA & IP Jobs & Personnel](#)

Jackie Jackson Recruiting Co Recruiting professionals for EDA/IP
[www.edarecruiting.com](#)

Ansoft EM Design

Electromechanical System Simulation Software. Free Trial!

[www.Ansoft.com](#)

Ads by Google

This joint program combines Sagantec's layout reuse, process migration, and layout acceleration tools with TTM's IC design expertise and services. This combination provides powerful synergistic solutions that deliver complete tape-out-ready IC implementation in less time than traditional design flows.

These design migration solutions include: migration of complete IC designs to new process technologies, migration of designs from aging fabrication lines to modern fabrication processes, and porting from one foundry to another. These solutions support digital, mixed-signal, custom, or system-on-chip (SoC) ICs.

In today's dynamic electronics market, semiconductor companies need the flexibility and ability to quickly port designs from one process to another. This program enables these companies to take advantage of the denser and lower power technologies, and the ability to utilize additional or alternate wafer production sources. Sagantec and TTM offer the technology, expertise and resources to perform these tasks in a timely and efficient manner.

"Sagantec's layout reuse, automation and acceleration tools decrease the time and lower the cost to implement designs in multiple process technologies," said Hillel Ofek, president and chief executive officer of Sagantec. "Our customers are reporting breakthrough productivity and time gains using our tools in production for 65nm and 45nm ICs. This new partnership with TTM broadens the access to our technology and opens additional channels for delivering its benefits to a wider market."

[Advertise on this site](#)

EDA Blog

Electronic design automation blog

FPGA Blog

Blog about field programmable gate arrays

Categories

[Blog Posts](#) (3)
[Boards, Busses](#) (513)
[BSP](#) (25)
[Chassis](#) (28)
[Components](#) (867)
[Database](#) (1)
[Design Services](#) (17)
[DSPs](#) (136)
[EDA Tools](#) (1017)
[Embedded Star](#) (7)
[Embedded Systems](#) (164)
[Equipment](#) (36)
[Events, Training](#) (427)
[FPGAs](#) (470)
[IDE](#) (77)
[Industrial](#) (217)
[IP Cores](#) (236)
[Microcontrollers](#) (453)
[Models, Simulations](#) (183)
[Networking](#) (367)
[Other](#) (325)
[Reference Design](#) (44)
[Reference Flow](#) (12)
[Research](#) (281)
[Robotics](#) (29)
[RTOS](#) (286)
[SIP](#) (12)
[Software](#) (78)
[Test Solution](#) (358)
[UML](#) (53)
[Wireless](#) (1036)

Venkata Simhadri, president and chief executive officer of Time To Market Inc. said, "With the increase in complexity and effort necessary to do current layout implementation tasks, we have seen a growing demand for foundry and process portability. Combined with Sagantec's automated layout migration tools and our design expertise, we can address these demands and provide a solution that is significantly faster and very cost effective."

About [Sagantec](#)

Sagantec accelerates design to silicon in advanced process technologies. Sagantec's EDA products enable a dramatic shortcut in the successful deployment of new silicon technology through the use of physical design reuse, automatic process migration and DFM optimization. Sagantec's migration tools are used to redirect designs to either the newest technology or to a different process at the same technology node. Sagantec's DFM solutions accelerate delivery of high-yielding silicon through physical-design optimization. Privately held and funded, its corporate headquarters is at 46485 Landing Parkway, Fremont, CA. 94538. Telephone: (510) 360-5200. Facsimile: (510) 360-5255.

About [TTM](#) Inc.

Time To Market (TTM) Inc. is an ASIC design and embedded software Services Company based in San Jose, California. The company was incorporated in 1998 and has expanded operations to Hyderabad and Bangalore, India. TTM's reputation is based on a long history of first time success, on-time delivery, very large and complex designs in 90nm/ 65nm silicon, with SERDES high speed interfaces, and flip-chip packaging. The company has completed ASIC projects for leading electronics companies in the consumer, networking, and communications markets. For more information about TTM, please contact us at 408-213-0370.

If you found this page useful, bookmark and share it on:

[del.icio.us](#) [digg](#) [yahoo](#) [furl](#) [reddit](#) [newsvine](#) [spurl](#) [blink](#) [simpy](#) [blogmarks](#)



www.edn.com/subscribe

Ads by Google

« [ABI Research Announces Worldwide SIP Services Market Report](#)

[Integration Associates Announces Silicon EZDAA with Serial Codec](#) »

Of Interest...

- [TTM Technologies Acquires Tyco Printed Circuit Group](#)
- [Sagantec DFM-Fix Tool Corrects Lithography Hot Spots](#)
- [UCSC Teams with TTM, Cadence on VLSI Design Training in India](#)
- [Blog Posts for Week Ending 2006.08.04](#)
- [Blaze DFM to Attend Design Automation Conference](#)



Web EDA Geek

EDA Geek Newsletter

Don't have time to visit EDA Geek everyday? Then sign up for our free newsletter. We'll send you the news daily. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:

If you are familiar with RSS feeds, you can also sign up for our free [news feed](#). Our RSS feed is updated in real-time while our newsletter is updated daily.

Add to: [Google](#) [Yahoo](#) [Technorati](#) [NewsGator](#) [Bloglines](#) [AOL](#) [Rojo](#) [Netvibes](#) [Pageflakes](#)

[Site Index](#) :: [Home](#) :: [Top](#) :: [News Feed](#) :: [Embedded System](#) :: [EDA Blog](#) :: [FPGA](#) :: [Dad Blog](#) :: [Web 3.0](#)

Copyright © 2006-2007 Online Destiny Ltd :: EDA Geek is a trademark of Online Destiny Ltd. All other trademarks are the property of their respective owners.