


Search


1. [Site](#)
2. [News](#)
3. [Companies](#)
4. [products](#)
5. [downloads](#)
6. [jobs](#)

SELECT title, content, s Search



Home | [EDA Weekly](#) | [Companies](#) | [Downloads](#) | [e-Catalog](#) | [IP](#) | [Audio](#) | [Forums](#) | [News](#) | [Resources](#) |
Check Email | [Submit Material](#) | [Universities](#) | [Books](#) | [Events](#) | [Advertise](#) | [PCBCafe](#) | [Subscription](#) | [techjobscafe](#) | [It's newz](#) | [RS](#)


New Technical Papers
DRC In The Nanometer Era



Download Papers Today!

Mentor Graphics DESIGN-FOR-TEST
TECHNICAL LIBRARY

STAY UP TO DATE
ON EMERGING TEST TECHNOLOGY



EDACafe



Free IC Design Resources

Top Technical Papers
Upcoming Events
Eval Software [Learn](#)

Sagantec Enables MathStar To Migrate Field Programmable Object Arrays to Next Technology Node

ADVERTISEMENT

Get up to \$3,150 cash back on select HP Designjet printers with HP Care Packs.



HP Designjet Series Printers

Fire station image: ©2007 Stewart Cooper Newell Architects. All Rights Reserved.

FREMONT, Calif.—(BUSINESS WIRE)—January 7, 2008— Sagantec has enabled MathStar, Inc. to successfully port and optimize its high-performance Field Programmable Object Arrays (FPOAs) that perform at clock rates up to 1 GHz.

MathStar is the leading provider of high-performance, Field Programmable Object Arrays for professional video, machine vision, test and measurement and medical imaging applications. Using Sagantec tools, Mathstar reused its 0.13um production-proven FPOA design and significantly shortened its new 90nm technology implementation. This new implementation was optimized for the new process technology and successfully verified.

"Very high performance reprogrammable arithmetic and logic functions are extremely important to our customers," said Tim Teckman, vice president, engineering at MathStar. "We wanted to leverage advances in semiconductor process

technology to provide higher performance, lower power and cost advantages available at the 90nm process node. To speed implementation of technology to the 90nm CMOS process node, we used Sagantec's SiClone to automate the migration of our proven 0.13um physical design and take it off our schedule critical path. To be successful in today's competitive market, fabless semiconductor companies need to take advantage of improvements in process technologies. Sagantec's tools provide a quick path to foundry independence and technology-node upgrades without the need to totally redesign circuits."

Coby Zelnik, executive vice president at Sagantec said, "In today's competitive markets, semiconductor companies must develop innovative strategies for implementing designs in new technologies faster, cheaper and with lower risk. Layout reuse and migration are crucial parts of such a strategy. Using SiClone, Mathstar successfully shortened its implementation time and reduced the engineering effort. By reusing existing and proven designs, it also mitigated the risk associated with new technology implementation."

About SiClone

SiClone performs hierarchical process migration and layout compaction of physical designs. SiClone accelerates physical implementation and design closure of custom IC design in the latest process technologies. It executes rapid process migration by carefully repositioning all layout elements and polygon edges such that the resulting layout is design rule correct and optimized for its design performance targets. SiClone reduces physical

★★★★★

Rate This Article

Excellent

Good

Average

Bad

Poor

Submit Vote

Career Opportu
Sr RnD Engineer
Technology
Implementation

XOOMSY
Cupertino, CA

Career Opportu
R&D Place an
Route Enginee

EDA-CAREE
San Jose, CA

Career Opportu
Director, Enginee
Sales and Market

Ridgetop Group Inc.
Engineering Innova
Tucson, AZ

design-cycle time, lowers design costs, enables fast design closure, and improves circuit timing, power consumption and performance.

About Sagantec

Sgantec accelerates design to silicon in advanced process technologies. Sagantec's EDA products enable a dramatic shortcut in the successful deployment of new silicon technology through the use of physical design reuse, automatic process migration and DFM optimization. Sagantec's migration tools are used to redirect designs to either the newest technology or to a different process at the same technology node. Sagantec's DFM solutions accelerate delivery of high-yielding silicon through physical-design optimization. Privately held and funded, its corporate headquarters is at 46485 Landing Parkway, Fremont, CA. 94538. Telephone: (510) 360-5200. Facsimile: (510) 360-5255. On the Web at: <http://www.sgantec.com>



About MathStar, Inc.

MathStar is a fabless semiconductor company offering best-in-class, high performance programmable logic solutions. MathStar's Field Programmable Object Array (FPOA) can process arithmetic and logic operations at clock rates up to 1 gigahertz, which is up to four times faster than even the most advanced FPGA architectures in many applications. MathStar's Arrix(TM) family of FPOAs is a high-performance programmable solution enabling customers in the machine vision, high-performance video, medical imaging, security and surveillance and military markets to rapidly and cost effectively innovate and differentiate their products. For more information please visit www.mathstar.com.

Contact:

Sgantec
Phyllis Orlando, 510-360-5200
or
Lee Public Relations
Amy Battrell, 650-363-0142



[Be the first to review this article](#)

[Dense Embedded Memory IP](#) - For SoC Chip Developers MoSys 1T-SRAM IP: Dense, Fast, Low Power www.MoSys.com

Ads by Google



© 2008 Internet Business Systems, Inc.
+1 (408) 850-9246 — [Contact Us](#), or visit our other sites:
[AECCafe](#) [TechJobsCafe](#) [GISCafe](#) [MCADCAfe](#) [NanoTechCafe](#) [PCBCafe](#) [ShareCG](#)
[Privacy Policy](#)