

CCI *Get the timing right with True Circuits IP.* [Visit Us >>](#)
TRUE CIRCUITS INC. | timing is everything

PCI Express Development Board **FREE**

The Home Port	EDA/EDA Tools	FPGAs/PLDs/CPLDs & Structured ASICs	Intellectual Property	Electronic System Level Design	Special Topics/Feature Articles			
News	Articles Online	Tutorials, White Papers, etc.	Webcasts	Online Resources	Software	Tech Books	Conferences & Seminars	Vendor & Organization Directory

You are at: The item(s) you requested. Thursday, January 17, 2008

Sagantec Enables MathStar To Migrate Field Programmable Object Arrays to Next Technology Node

[Printer friendly](#)
[E-Mail Item URL](#)

January 7, 2008 -- **Sagantec, Inc.** has enabled **MathStar, Inc.** to port and optimize its high-performance field programmable object arrays (FPOAs) that perform at clock rates up to 1GHz.

MathStar provides high-performance FPOAs for professional video, machine vision, test and measurement and medical imaging applications. Using Sagantec tools, Mathstar reused its 0.13- μ m production-proven FPOA design and significantly shortened its new 90-nm technology implementation. This new implementation was optimized for the new process technology and successfully verified.

"Very high-performance reprogrammable arithmetic and logic functions are extremely important to our customers," said Tim Teckman, Vice President, Engineering at MathStar. "We wanted to leverage advances in semiconductor process technology to provide higher performance, lower power and cost advantages available at the 90-nm process node. To speed implementation of technology to the 90-nm CMOS process node, we used Sagantec's SiClone to automate the migration of our proven 0.13- μ m physical design and take it off our schedule critical path. Sagantec's tools provide a quick path to foundry independence and technology-node upgrades without the need to totally redesign circuits."

About SiClone

SiClone performs hierarchical process migration and layout compaction of physical designs. SiClone accelerates physical implementation and design closure of custom IC design in the latest process technologies. It executes rapid process migration by carefully repositioning all layout elements and polygon edges such that the resulting layout is design rule correct and optimized for its design performance targets. SiClone reduces physical design-cycle time, lowers design costs, enables fast design closure, and improves circuit timing, power consumption and performance.

[Go to the Sagantec, Inc. website to find additional information.](#)

E-mail [Sagantec, Inc.](#) for more information.

Read more about [Sagantec, Inc.](#) and [MathStar, Inc.](#) on SOCcentral.com

Keywords: Sagantec, MathStar, field programmable object arrays, FPOAs, FPGAs, 191/24671 1/7/2008 96 9

Search for:
 in Current Category Site
 Assigned Keywords Text

[Search Tips](#)

Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.

Get our White Paper.
The HiFi 2 Audio Engine

Find IP you need
 SOCcentral makes it easy by providing listings for more than 300 IP vendors and interfaces to the **ChipEstimate** and **Denali** memory IP search engines.
[Search for IP Now!](#)

ESL Chat A FETCHing Experience

Grant Martin
 Chief Scientist
 Tensilica, Inc.
[ESL Chat Archive](#)

Designer's Marketplace

- [5Spice Circuit Simulation](#)**
 Affordable, easy to use analog circuit simulation for PC Board-based designs. User expandable Spice model Library. Download demo now!
- [ChipX Has the Right Slice for You](#)**
 ChipX offers the broadest portfolio of distinct paths to ASIC for your design with families comprised of technology ranging from 0.6 μ through 0.13 μ supporting designs of up to 10M gates.
- [Impulse C Hardware Acceleration for High-Performance](#)**

Share your ideas. Ask a question. Provide an answer.
 Participate in an **SOCcentral Forum**

Systems

Use familiar C-language programming methods to create applications targeting the latest FPGA-based computing platforms. Sign up for a free Impulse C Webinar or software evaluation.

[New Tensilica Diamond Standard Processor Cores](#)

Lowest power and highest performance 32-bit processor cores available, ranging from area-efficient, low-power controllers to the industry's most popular audio processor and the highest performance DSP.



[Go back](#)

[Back to Top](#)

SOCcentral-Jobs.com

Jobseekers: Check our job listings! Employers: List your jobs for FREE!

Special Topics/Feature Articles

- After DAC 2007
- Design for Manufacturing
- Design for Test
- DSP Functions in FPGAs
- ESL Design
- Floorplanning & Layout
- Formal Verification
- HW/SW Co-Design & Co-Verification
- Logic & Physical Synthesis
- On-Chip Interconnect
- Power Analysis & Optimization
- Reconfigurable Computing
- Signal Integrity
- Structured ASICs & Platform FPGAs
- SystemC
- SystemVerilog
- Transaction Level Modeling (TLM)
- Verilog
- VHDL

Designer's Kiosk

Whitepapers & App Notes

Prototyping Physical Layer IP ASIC with FPGA.

Why High MHz Does Not Mean High Performance.

Blogs

Tensilica BlogSpot: All the news from Tensilica.

Leibson's Law of Disruptive Technology.

Tech Books Store



DSP with FPGAs
Uwe Meyer-Baese
New \$99.00
Best \$99.00



Design Recipes for FPGAs
Peter Wilson
New \$49.95
Best \$42.81



Fault-Tolerance Techniques for SRAM-Based FPGAs
Fernanda Lima Kast...
New \$92.88
Best \$92.88



FPGA Implementation of Neural Networks
Amos R. Omondi, Ja...
Best \$156.00

Privacy Information



**150 demos
75 vendors
Available now...**

[About SOCcentral.com](#)

[Sponsorship/Advertising Information](#)

[The Home Port](#) [EDA/EDA Tools](#) [FPGAs/PLDs/CPLDs & Structured ASICs](#) [Intellectual Property](#) [Electronic System Level Design](#) [Special Topics/Feature Articles](#)
[News](#) [Articles Online](#) [Tutorials, White Papers, etc.](#) [Webcasts](#) [Online Resources](#) [Software](#) [Conferences & Seminars](#) [Vendor & Organization Directory](#) [About SOCcentral.com](#)

Supporting Organizations



© SOCcentral

Copyright 2003-2007 Tech Pro Communications P.O. Box 1801 Merrimack, NH 03054 603-429-3003

1 Execution time: less than 1 second(s)